Method for a folded bit line memory using trench plate capacitor cells with body bias contacts

ABSTRACT

A memory cell for a memory array in a folded bit line configuration. The memory cell includes an access transistor formed in a pillar of single crystal semiconductor material. The access transistor has first and second source/drain regions and a body region that are vertically aligned. A body contact is coupled to the body region of the access transistor that provides a body bias to the access transistor. The access transistor further includes a gate coupled to a word line disposed adjacent to the body region. A passing word line is separated from the gate by an insulator for coupling to other memory cells adjacent to the memory cell. A trench capacitor is also included. The trench capacitor includes a first plate that is formed integral with the first source/drain region of the access transistor and a second plate that is disposed adjacent to the first plate and separated from the first plate by a gate oxide.

This application is a divisional of U.S. patent application Ser. No. 08/944,312, filed Oct. 6, 1997, now issued as U.S. Pat. No. 5,914,511, the specification of which is incorporated herein by reference.

TECHNICAL FIELD OF THE INVENTION

The present invention relates generally to the field of memory devices and, in particular, to a circuit and method for a folded bit line memory using trench capacitor cells with body bias contacts.

BACKGROUND OF THE INVENTION

Electronic systems typically store data during operation in a memory device. In recent years, the dynamic random access memory (DRAM) has become a popular data storage device for such systems. Basically, a DRAM is an integrated circuit that stores data in binary form (e.g., "1" or "0") in a large number of cells. The data is stored in a cell as a charge on a capacitor located within the cell. Typically, a high logic level is approximately equal to the power supply voltage and a low logic level is approximately equal to ground.

The cells of a conventional DRAM are arranged in an array so that individual cells can be addressed and accessed. The array can be thought of as rows and columns of cells. Each row includes a word line that interconnects cells on the row with a common control signal. Similarly, each column includes a bit line that is coupled to at most one cell in each row. Thus, the word and bit lines can be controlled so as to individually access each cell of the array.

A memory array is typically implemented as an integrated circuit on a semiconductor substrate in one of a number of conventional layouts. One such layout is referred to as an "folded digit line" architecture. In this architecture, sense amplifier circuits are provided at the edge of the array. The bit lines are paired in complementary pairs. Each complementary pair in the array feeds into a sense amplifier circuit. The sense amplifier circuit detects and amplifies differences in voltage on the complementary pair of bit lines as described in more detail below.

To read data out of a cell, the capacitor of a cell is accessed by selecting the word line associated with the cell. A complementary bit line that is paired with the bit line for the selected cell is equilibrated with the voltage on the bit line for the selected cell. The equilibration voltage is typically midway between the high and low logic levels. Thus, conventionally, the bit lines are equilibrated to one-half of the power supply voltage, V_(cc) /2. When the word line is activated for the selected cell, the capacitor of the selected cell discharges the stored voltage onto the bit line, thus changing the voltage on the bit line.

The sense amplifier detects and amplifies the difference in voltage on the pair of bit lines. The sense amplifier typically includes two main components: an n-sense amplifier and a p-sense amplifier. The n-sense amplifier includes a cross-coupled pair of n-channel transistors that drive the low bit line to ground. The p-sense amplifier includes a cross-coupled pair of p-channel transistors and is used to drive the high bit line to the power supply voltage.

An input/output device for the array, typically an n-channel transistor, passes the voltage on the bit line for the selected cell to an input/output line for communication to, for example, a processor of a computer or other electronic system associated with the DRAM. In a write operation, data is passed from the input/output lines to the bit lines by the input/output device of the array for storage on the capacitor in the selected cell.

Each of the components of a memory device are conventionally formed as part of an integrated circuit on a "chip" or wafer of semiconductor material. One of the limiting factors in increasing the capacity of a memory device is the amount of surface area of chip used to form each memory cell. In the industry terminology, the surface area required for a memory cell is characterized in terms of the minimum feature size, "F," that is obtainable by the lithography technology used to form the memory cell. Conventionally, the memory cell is laid out with a transistor that includes first and second source/drain regions separated by a body or gate region that are disposed horizontally along a surface of the chip. When isolation between adjacent transistors is considered, the surface area required for such a transistor is generally 8F² or 6F².

Some researchers have proposed using a vertical transistor in the memory cell in order to reduce the surface area of the chip required for the cell. Each of these proposed memory cells, although smaller in size from conventional cells, fails to provide adequate operational characteristics when compared to more conventional structures. For example, U.S. Pat. No. 4,673,962 (the '962 Patent) issued to Texas Instruments on Jun. 16, 1997. The '962 Patent discloses the use of a thin poly-silicon field effect transistor (FET) in a memory cell. The poly-silicon FET is formed along a sidewall of a trench which runs vertically into a substrate. At a minimum, the poly-silicon FET includes a junction between poly-silicon channel 58 and the bit line 20 as shown in FIG. 3 of the '962 Patent. Unfortunately, this junction is prone to charge leakage and thus the poly-silicon FET may have inadequate operational qualities to control the charge on the storage capacitor. Other known disadvantages of such thin film poly-silicon devices may also hamper the operation of the proposed cell.

Other researchers have proposed use of a "surrounding gate transistor" in which a gate or word line completely surrounds a vertical transistor. See, e.g., Impact of a Vertical F-shape transistor (VFT) Cell for 1 Gbit DRAM and Beyond, IEEE Trans. On Elec. Devices, Vol 42, No.12, December, 1995, pp. 2117-2123. Unfortunately, these devices suffer from problems with access speed due to high gate capacitance caused by the increased surface area of the gate which slows down the rise time of the word lines. Other vertical transistor cells include a contact between the pass transistor and a poly-silicon plate in the trench. Such vertical transistor cells are difficult to implement due to the contact and should produce a low yield.

For the reasons stated above, and for other reasons stated below which will become apparent to those skilled in the art upon reading and understanding the present specification, there is a need in the art for realizable memory cell that uses less surface area than conventional memory cells.

SUMMARY OF THE INVENTION

The above mentioned problems with memory cells and other problems are addressed by the present invention and which will be understood by reading and studying the following specification. A memory cell for a folded bit line configuration is described which includes a vertical transistor with a body contact and a source/drain region that acts as a plate of a trench capacitor.

In particular, in one embodiment a memory cell for a memory array in a folded bit line configuration is provided. The memory cell includes an access transistor formed in a pillar of single crystal semiconductor material. The access transistor has first and second source/drain regions and a body region that are vertically aligned. A body contact is coupled to the body region of the access transistor that provides a body bias to the access transistor. The access transistor further includes a gate coupled to a word line disposed adjacent to the body region. A passing word line is separated from the gate by an insulator for coupling to other memory cells adjacent to the memory cell. A trench capacitor is also included. The trench capacitor includes a first plate that is formed integral with the first source/drain region of the access transistor and a second plate that is disposed adjacent to the first plate and separated from the first plate by a gate oxide.

In another embodiment, a memory device is provided. The memory device includes an array of memory cells. Each memory cell includes a vertical access transistor formed of a single crystalline semiconductor pillar that extends outwardly from a substrate with body and first and second source/drain regions, a gate disposed adjacent to a side of the pillar adjacent to the body region and a trench capacitor. A first plate of the trench capacitor is integral with the first source/drain region and a second plate of the trench capacitor is disposed adjacent to the first plate. A number of bit lines are each selectively coupled to a number of the memory cells at the second source/drain region of the access transistor so as to form columns of memory cells in a folded bit line configuration. A number of word lines are disposed substantially orthogonal to the bit lines in trenches between rows of the memory cells. Each trench includes two word lines and each word line is coupled to gates of alternate access transistors on opposite sides of the trench. A number of body contacts are disposed between adjacent access transistors in a row of memory cells.

In one embodiment, a memory array is provided. The memory array includes a number of memory cells that form an array with a number of rows and columns. Each memory cell includes an access transistor with body and first and second source/drain regions formed vertically, outwardly from a substrate and a gate disposed adjacent to a side of the transistor. The second source/drain region includes an upper semiconductor surface. A number of first isolation trenches separate adjacent rows of memory cells. First and second word lines are disposed in each of the first isolation trenches and coupled to alternate gates on opposite sides of the trench. A number of second isolation trenches, each substantially orthogonal to the first isolation trenches, are interposed between adjacent memory cells. Further, a number of body contacts are disposed in the second isolation trenches that interconnect body regions of adjacent access transistors.

In another embodiment, a method of fabricating a memory array is provided. The method includes forming a number of access transistors. Each access transistor is formed in a pillar of semiconductor material that extends outwardly from a substrate. The access transistor includes a first source/drain region, a body region and a second source/drain region formed vertically thereupon. The method further includes forming a trench capacitor. A first plate of the trench capacitor is integral with the first source/drain region of the access transistor. The method further includes forming a number of word lines in a number of trenches that separate adjacent rows of access transistors. Each trench includes two word lines with a gate of each word line interconnecting alternate access transistors on opposite sides of the trench. A number of bit lines that interconnect second source/drain regions of selected access transistors are also formed. The method also forms a number of body contacts that interconnect body regions of adjacent access transistors.

BRIEF DESCRIPTION OF THE DRAWINGS

FIG. 1 is a block/schematic diagram of an illustrative embodiment of the present invention that includes a memory device that is coupled to an electronic system;

FIG. 2 is a plan view of an illustrative embodiment of a layout for a portion of a memory array according to the teachings of the present invention;

FIG. 3 is a perspective view of an illustrative embodiment of a memory array according to the teachings of the present invention;

FIG. 4 is an elevational view of another illustrative embodiment of a body contact for transistors in a memory array according to the teachings of the present invention; and

FIGS. 5A through 5P are perspective and elevational views of an embodiment of an integrated circuit that illustrate processing steps for fabricating the integrated circuit according to the teachings of the present invention.

FIGS. 6A through 6O are perspective and elevational views of another embodiment of an integrated circuit that illustrate processing steps for fabricating the integrated circuit according to the teachings of the present invention.

DETAILED DESCRIPTION OF THE INVENTION

In the following detailed description of the invention, reference is made to the accompanying drawings which form a part hereof, and in which is shown, by way of illustration, specific embodiments in which the invention may be practiced. The embodiments are intended to describe aspects of the invention in sufficient detail to enable those skilled in the art to practice the invention. Other embodiments may be utilized and logical, mechanical and electrical changes may be made without departing from the scope of the present invention. The following detailed description is, therefore, not to be taken in a limiting sense.

In the following description, the terms wafer and substrate are interchangeably used to refer generally to any structure on which integrated circuits are formed, and also to such structures during various stages of integrated circuit fabrication. Both terms include doped and undoped semiconductors, epitaxial layers of a semiconductor on a supporting semiconductor or insulating material, combinations of such layers, as well as other such structures that are known in the art.

The term "horizontal" as used in this application is defined as a plane parallel to the conventional plane or surface of a wafer or substrate, regardless of the orientation of the wafer or substrate. The term "vertical" refers to a direction perpendicular to the horizontal as defined above. Prepositions, such as "on," "side" (as in "sidewall"), "higher," "lower," "over" and "under" are defined with respect to the conventional plane or surface being on the top surface of the wafer or substrate, regardless of the orientation of the wafer or substrate.

FIG. 1 is a block/schematic diagram that illustrates generally one embodiment of a memory device 100 incorporating an array of memory cells constructed according to the teachings of the present invention. Memory device 100 is coupled to electronic system 101. Electronic system 101 may comprise, for example, a microprocessor, a memory controller, a chip set or other appropriate electronic system. Memory device 100 illustrates, by way of example but not by way of limitation, a dynamic random access memory (DRAM), in a folded bit line configuration. Memory device 100 includes array 110 with N word lines and M complementary bit line pairs. Array 110 further includes memory cells 112-ij, where i refers to the word line of the cell and j refers to the bit line of the cell. It is noted that an asterisk (*) is used to indicate a cell that is associated with a complementary bit line.

In the exemplary embodiment of FIG. 1, each of memory cells 112-ij has a substantially identical structure, and accordingly, only one memory cell is described herein. These memory cells 112-ij include a vertical transistor where one plate of a capacitor is integral with the transistor.

The vertical transistors are laid out in a substantially checker-board pattern of rows and columns on a substrate. Memory cell 112-11 includes vertical transistor 130-11. A source/drain region of transistor 130-11 is formed in a deep trench and extends to a sufficient depth to form a storage node of storage capacitor 132-11. The other terminal of storage capacitor 132-11 is part of a mesh or grid of poly-silicon that surrounds the source/drain region of transistor 130-11 and is coupled to ground potential.

The N word lines, WL-1 through WL-N, are formed in trenches that separate adjacent rows of vertical transistors 130-ij. Each trench houses up to two word lines, with each word line in a trench acting as a gate for alternate transistors on one side of the trench.

Bit lines BL-1 through BL-M are used to write to and read data from memory cells 112-ij in response to addressing circuitry. For example, address buffer 114 is coupled to control bit line decoder 118, which also includes sense amplifiers and input/output circuitry that is coupled to bit lines BL-1 through BL-M and complement bit lines BL-1* through BL-M* of array 110. Address buffer 114 also is coupled to control word line decoder 116. Word line decoder 116 and bit line decoder 118 selectably access memory cells 112-ij in response to address signals that are provided on address lines 120 from electronic system 101 during write and read operations.

Memory 100 also includes body bias lines BB-1 through BB-K. As illustrated, the body bias lines are coupled to word line decoder 116 so as to selectively control the potential applied to the body of the vertical transistors. In an alternative embodiment, the body bias lines can be coupled to the common plate (e.g., the mesh or grid) of the storage capacitors in each cell. In these embodiments, the body is driven with either a fixed or a synchronous body bias depending on the architecture used in the array. The body can be driven with a fixed bias by connection to the poly-silicon plate of the storage capacitors. Alternatively, the bodies can be driven by a continuous line that connects the bodies of adjacent transistors to form the body bias line. These body bias lines can be driven at different potentials. When a synchronous body address technique is used, the body is driven slightly positive when the cell is addressed and slightly negative when not addressed. Advantageously, this provides more overdrive when the cell is addressed and less leakage when the cell is in standby. The bodies can also just be driven at some fixed body bias potential around negative one half volt so that the threshold voltage of the transistors is positive. This reduces the requirements on threshold voltage control of the access transistor. Any threshold voltage without body bias around zero volts is sufficient.

In operation, memory 100 receives an address of a particular memory cell at address buffer 114. For example, electronic system 101 may provide address buffer 114 with the address for cell 112-11 of array 110. Address buffer 114 identifies word line WL-1 for memory cell 112-11 to word line decoder 116. Word line decoder 116 selectively activates word line WL-1 to activate access transistor 130-1j of each memory cell 112-1j that is connected to word line WL-1. Bit line decoder 118 selects bit line BL-1 for memory cell 112-11. For a write operation, data received by input/output circuitry is coupled to bit lines BL-1 through access transistor 130-11 to charge or discharge storage capacitor 132-11 of memory cell 112-11 to represent binary data. For a read operation, bit line BL-1 of array 110 is equilibrated with bit line BL-1*. Data stored in memory cell 112-11, as represented by the charge on its storage capacitor 132-11, is coupled to bit line BL-1 of array 110. The difference in charge in bit line BL-1 and bit line BL-1* is amplified, and a corresponding voltage level is provided to the input/output circuits. Body bias lines BB-1 through BB-K are driven to a selected potential to implement either fixed or synchronous body bias during read and write operations.

FIGS. 2, 3, and illustrate embodiments of a memory cell with a vertical transistor and trench capacitor for use, for example, in memory device 100 of FIG. 1. Specifically, FIG. 2 is a plan view of a layout of a number of memory cells indicated generally at 202A through 202D in array 200. FIG. 2 depicts only four memory cells. It is understood, however, that array 200 may include a larger number of memory cells even though only four are depicted here.

Each memory cell is constructed in a similar manner. Thus, only memory cell 202C is described herein in detail. Memory cell 202C includes pillar 204 of single crystal semiconductor material, e.g., silicon, that is divided into first source/drain region 206, body region 208, and second source/drain region 210 to form access transistor 211. Pillar 204 extends vertically outward from substrate 201 of, for example, p- silicon. First source/drain region 206 and second source/drain region 210 each comprise, for example, n+silicon and body region 208 comprises p- silicon.

Word line 212 passes body region 208 of access transistor 211 in isolation trench 214. Word line 212 is separated from body region 208 of access transistor 211 by gate oxide 216 such that the portion of word line 212 adjacent to body region 208 operates as a gate for access transistor 211. Word line 212 may comprise, for example, n+ poly-silicon material that is deposited in isolation trench 214 using an edge-defined technique such that word line 212 is less than a minimum feature size, F, for the lithographic technique used to fabricate array 200. Passing word line 213 is also formed in trench 214. Cell 202C is coupled with cell 202B by bit line 218.

Memory cell 202C also includes storage capacitor 219 for storing data in the cell. A first plate of capacitor 219 for memory cell 202C is integral with second source/drain region 210 of access transistor 211. Thus, memory cell 202C may be more easily realizable when compared to conventional vertical transistors since there is no need for a contact between second source/drain region 210 and capacitor 219. Second plate 220 of capacitor 219 is common to all of the capacitors of array 200. Second plate 220 comprises a mesh or grid of n+ poly-silicon formed in deep trenches that surrounds at least a portion of second source/drain region 210 of each pillar of single crystal silicon. Second plate 220 is separated from source/drain region 210 by gate oxide 222. The entire structure of array 200 is separated from substrate 201 by oxide layer 233. In the embodiment shown here, the body regions of adjacent vertical transistors are coupled together by body contacts 223. In this embodiment, the body contacts are also coupled to the common second plate 220.

FIG. 4 is an elevational view that illustrates an alternative embodiment for the body contacts between adjacent vertical transistors in a memory array according to the teachings of the present invention. In this embodiment, body contacts 223a do not contact second plate 220. Rather, body contacts 223a are coupled between adjacent body regions so as to form a body bias line that can be coupled to a decoder circuit so that synchronous body bias voltages may be applied to the body regions. It is noted that in this embodiment, the body regions have significant resistance such that the body bias lines cannot extend over very many cells, e.g., 10 cells. After ten cells, a metal contact can be used to reduce the resistance in the body address line. This results in a slightly higher area associated with each cell but is consistent with a "hierarchical address" scheme in which the array is addressed in smaller blocks by, if necessary, using additional transfer devices and address decoding to pick out smaller blocks in the array. Thus, the embodiment of FIG. 4 provides a viable alternative.

As shown in FIG. 2, the memory cells of array 200 are four-square feature (4F²) memory cells. Using cell 202D as an example, the surface area of cell 202D is calculated based on linear dimensions in the bit line and word line directions. In the bit line direction, the distance from one edge of cell 202D to a common edge of adjacent cell 202A is approximately 2 minimum feature sizes (2F). In the word line direction, the dimension is taken from the midpoint of isolation trenches on either side of memory cell 202D. Again, this is approximately two minimum feature sizes (2F). Thus, the size of the cell is 4F². This size is much smaller than the current cells with stacked capacitors or trench capacitors.

FIGS. 5A through 5O illustrate one embodiment of a process for fabricating an array of memory cells, indicated generally at 299, according to the teachings of the present invention. In this example, dimensions are given that are appropriate to a 0.2 micrometer lithographic image size. For other image sizes, the vertical and horizontal dimensions can be scaled accordingly.

As shown in FIG. 5A, the method begins with substrate 300. Substrate 300 comprises, for example, a P-type silicon wafer, layer of P- silicon material, or other appropriate substrate material. Layer 302 is formed, for example, by epitaxial growth outwardly from layer 300. Layer 302 comprises single crystalline N+ silicon that is approximately 3.5 micrometers thick. Layer 304 is formed outwardly from layer 302 by epitaxial growth of single crystalline P- silicon of approximately 0.5 microns. Layer 306 is formed by ion implantation of donor dopant into layer 304 such that layer 306 comprises single crystalline N+ silicon with a depth of approximately 0.1 microns.

A thin layer of silicon dioxide (SiO₂), referred to as pad oxide 308, is deposited or grown on layer 306. Pad oxide 308 has a thickness of approximately 10 nanometers. A layer of silicon nitride (Si₃ N₄), referred to as pad nitride 310, is deposited on pad oxide 308. Pad nitride 310 has a thickness of approximately 200 nanometers.

Photo resist layer 312 is deposited outwardly from layer 310. Photo resist layer 312 is patterned with a mask to define openings 314 in layer 312 to be used in selective etching. As shown in FIG. 5B, column isolation trenches 316 are etched through openings 314 in photo resist layer 312 in a direction parallel to which the bit lines will be formed. Column isolation trenches 316 extend down through nitride layer 310, oxide layer 308, N+ layer 306, P- layer 304, N+ layer 302, and into substrate 300.

A thin thermal protective oxide layer 318 is grown to a thickness of approximately 10 nanometers on exposed surfaces of substrate 300 and layers 302, 304, and 306. Layer 318 is used to protect substrate 300 and layers 302, 304 and 306 during subsequent process step.

A layer of intrinsic poly-silicon 320 is deposited by chemical vapor deposition (CVD) to fill column isolation trenches 316. Layer 320 is etched by reactive ion etching (RIE) such that layer 320 is recessed just below a top of layer 302. An oxide layer is deposited by, for example, chemical vapor deposition to a thickness of approximately 60 nanometers in trenches 316. The oxide layer is directionally etched to form spacers 322 as shown in FIG. 5C.

A layer of p+ poly-silicon is formed in trenches 316 by, for example, chemical vapor deposition. The layer of p+ poly-silicon is planarized and etched back to below the junction of layers 304 and 306 to form body contacts 323. Oxide layer 325 is formed by, for example, chemical vapor deposition to fill trenches 316. Oxide layer 325 is planarized by, for example, chemical/mechanical polishing to bring a working surface of layer 325 co-planar with a working surface of layer 310. Nitride mask layer 327 is formed by chemical vapor deposition to a thickness of approximately 100 nanometers to leave the structure shown in FIG. 5D.

As shown in FIG. 5E, layer 324 of photo resist material is deposited outwardly from nitride mask layer 327. Layer 324 is exposed through a mask to define openings 326 in layer 324. Openings 326 are orthogonal to trenches 316 that were filled by intrinsic poly-silicon layer 320, spacers 322, body contacts 323, and oxide layer 325. Next, nitride mask layer 327 and pad nitride layer 310 are etched to a depth sufficient to expose working surface 328 of single crystal silicon layer 306. It is noted that at this point layer 320, spacers 322, and body contacts 323 are still covered by oxide layer 325.

As shown in FIG. 5F, the portion of layers 306, 304, and 302 that are exposed in openings 326 are selectively etched down to a distance approximately equal to column isolation trenches 316. Layer 324 is removed and a thin thermal protective oxide 330 is grown on the exposed silicon of layers 302, 304 and 306 as well as an exposed upper surface of layer 300. Layer 331 of intrinsic poly-silicon is formed by, for example, chemical vapor deposition to refill the trenches left by the etch of layers 302, 304, and 306 in openings 326. Layer 331 is directionally etched with an etchant that is selective to nitride, e.g., the etchant will not attack nitride, until layer 325 (oxide) is exposed in openings 326. This leaves the structure shown in FIG. 5F.

Layer 325 exposed in openings 326 is selectively, directionally etched to expose body contacts 323 (p+ poly-silicon) leaving the structure shown in FIG. 5G. Next, an anisotropic etchant is used to etch down through body contacts 323 as well as poly-silicon layers 331 and 320. During this process, spacers 322 are also removed. This leaves the structure with trenches 332 and single crystal silicon pillars 334A through 334D as shown in FIG. 5H.

Nitride is deposited by chemical vapor deposition in trenches 332 to a thickness of approximately 20 nanometers. The nitride is directionally etched to leave on the vertical sidewalls of trenches 332. Next, an isotropic oxide etch is used to remove all exposed thin oxide, clearing oxide from the bottom of trenches 332.

Thermal oxide layer 333 is formed beneath single crystal silicon pillars 334A through 334D. This is accomplished by an isotropic silicon etch that etches both single crystal and intrinsic poly-silicon downward and laterally to completely undercut pillars 334A through 334D. Although completely undercut, pillars 334A through 334D are supported by contact with original crystal at the ends. Next, thermal oxide layer 333 is grown with a thickness of approximately 0.1 micrometers (for 0.2 micrometer CD) beneath pillars 334A through 334D. The nitride is removed from the sidewalls of trenches 332 to expose the remaining intrinsic poly-silicon of layer 320. It is noted that pillars 334A through 334D are still covered with protective oxide 330. At this point the structure is as shown in FIG. 5I.

The remaining intrinsic poly-silicon of layer 320 is removed by an isotropic etch using an etchant that is known in the art to attack intrinsic silicon preferentially, e.g., KOH and alcohol, ethylene diamine and pyrocatechol or gallic acid. This undercuts and leaves bridges 335 that include body contacts 323 and overlying oxide layers 325 between adjacent pillars of single crystal silicon as shown in FIG. 5J. An isotropic etch is used to remove all exposed thermal oxide from the surface of pillars 334A through 334D.

Next, insulator layer 338 is formed by depositing an insulator material in trenches 316 and 332. Layer 338 is used as the insulator layer for the storage capacitors in array 299. A common plate for all of the memory cells of array 299 is formed by a chemical vapor deposition of N+ poly-silicon or other appropriate refractory conductor in column isolation trenches 316 and row isolation trenches 332. In this manner, conductor mesh or grid 340 is formed so as to surround each of pillars 334A through 334D. Mesh 340 is planarized and etched back to a level approximately at the bottom of bridges 335 as shown in FIG. 5K. An additional etch is performed to remove any remaining exposed insulator material of layer 338 from the sides of semiconductor pillars 334A through 334D above mesh 340.

Referring to FIG. 5L, layer 350 of silicon nitride (Si₃ N₄) is formed by, for example, chemical vapor deposition to a thickness of approximately 20 nanometers. Layer 350 is directionally etched to leave silicon nitride on sidewalls 352 of pillars 344B and 344C as shown in FIG. 5L. It is noted that silicon nitride is also deposited on the sidewalls of pillars 334A and 334B. Layer 354 of thermal silicon dioxide (SiO₂) is grown or deposited to a thickness of approximately 100 nanometers on exposed surfaces 356 of mesh 340. Layer 350 is then removed. The remaining portions of nitride mask layer 327 are also removed.

Referring to FIG. 5M, layer 358 of intrinsic poly-silicon is deposited, for example, by chemical vapor deposition with a thickness of approximately 50 nanometers. Layer 358 is directionally etched to the leave intrinsic poly-silicon on sidewalls 352 of pillars 334B and 334C as shown in FIG. 5M. It is noted that layer 358 is also formed on pillars 334A and 334D.

As shown in FIGS. 5M and 5N, layer 360 of photo resist material is deposited and masked to expose alternate sidewalls 352 of pillars 334A through 334D. Exposed portions of layer 358 in openings 362 through photo resist layer 360 are selectively etched to expose sidewalls 352 of pillars 334A through 334D. Photo resist layer 360 is removed and gate oxide layer 364 is grown on exposed sidewalls 352 of pillars 334A through 334D. Additionally, gate oxide layer 364 is also grown on remaining intrinsic poly-silicon layers 358.

Referring to FIG. 5O, word line conductors 366 are deposited by, for example, chemical vapor deposition of n+ poly-silicon or other refractory metal to a thickness of approximately 50 nanometers. Conductors 366 are directionally and selectively etched to leave on sidewalls 352 of pillars 334A through 334D and on exposed surfaces of intrinsic poly-silicon layer 358.

Next, a brief oxide etch is used to expose the top surface of intrinsic poly-silicon layer 358. Layer 358 is then selectively etched to remove the remaining intrinsic poly-silicon using an etchant such as KOH and alcohol, ethylene and pyrocatechol or gallic acid (as described in U.S. Pat. No. 5,106,987 issued to W. D. Pricer). Word line conductors 366 are etched to recess below a top surface of pillars 334A through 334D. An oxide layer is deposited by, for example, chemical vapor deposition to fill the space vacated by layer 358 and to fill in between word line conductors 366. Additionally conventional process steps are used to add bit lines 368 so as to produce the structure shown in FIG. 5P including memory cells 369A through 369D.

FIGS. 6A through 6O illustrate another embodiment of a process for fabricating an array of memory cells, indicated generally at 399, according to the teachings of the present invention. In this example, dimensions are given that are appropriate to a 0.2 micrometer lithographic image size. For other image sizes, the vertical and horizontal dimensions can be scaled accordingly.

As shown in FIG. 6A, the method begins with substrate 400. Substrate 400 comprises, for example, a P-type silicon wafer, layer of P- silicon material, or other appropriate substrate material. Layer 402 is formed, for example, by epitaxial growth outwardly from layer 400. Layer 402 comprises single crystalline N+ silicon that is approximately 3.5 micrometers thick. Layer 404 is formed outwardly from layer 402 by epitaxial growth of single crystalline P- silicon of approximately 0.5 microns. Layer 406 is formed by ion implantation of donor dopant into layer 404 such that layer 406 comprises single crystalline N+ silicon with a depth of approximately 0.1 microns.

A thin layer of silicon dioxide (SiO₂), referred to as pad oxide 408, is deposited or grown on layer 406. Pad oxide 408 has a thickness of approximately 10 nanometers. A layer of silicon nitride (Si₃ N₄), referred to as pad nitride 410, is deposited on pad oxide 408. Pad nitride 410 has a thickness of approximately 200 nanometers.

Photo resist layer 412 is deposited outwardly from layer 410. Photo resist layer 412 is patterned with a mask to define openings 414 in layer 412 to be used in selective etching. As shown in FIG. 6B, column isolation trenches 416 are etched through openings 414 in photo resist layer 412 in a direction parallel to which the bit lines will be formed. Column isolation trenches 416 extend down through nitride layer 410, oxide layer 408, N+ layer 406, P- layer 404, N+ layer 402, and into substrate 400.

A thin thermal protective oxide layer 418 is grown to a thickness of approximately 10 nanometers on exposed surfaces of substrate 400 and layers 402, 404, and 406. Layer 418 is used to protect substrate 400 and layers 402, 404 and 406 during subsequent process step.

A layer of intrinsic poly-silicon 420 is deposited by chemical vapor deposition (CVD) to fill column isolation trenches 416. Layer 420 is etched by reactive ion etching (RIE) such that layer 420 is recessed just below a top of layer 402. Nitride layer 421 is formed by depositing nitride with a thickness of approximately 20 nanometers and directionally etching the nitride to leave on vertical sidewalls of trenches 416. Thermal oxide layer 422 is grown on layer 420 in trenches 416. Alternatively, oxide layer 422 can be formed by filling trenches 416 with oxide and etching the oxide back to a thickness of approximately 100 nanometers. Next, nitride layer 421 is stripped from the sidewalls of trench 416 using an isotropic etchant such as phosphoric acid.

A layer of p+ poly-silicon is formed in trenches 416 by, for example, chemical vapor deposition. The layer of p+ poly-silicon is planarized and etched back to below the junction of layers 404 and 406 to form body contacts 423. Nitride layer 425 is formed by, for example, chemical vapor deposition to fill trenches 416. Nitride layer 425 is planarized by, for example, chemical/mechanical polishing to bring a working surface of layer 425 co-planar with a working surface of layer 410. This leaves the structure shown in FIG. 6D.

As shown in FIG. 6E, layer 424 of photo resist material is deposited outwardly from nitride layers 410 and 425. Layer 424 is exposed through a mask to define openings 426 in layer 424. Openings 426 are orthogonal to trenches 416 that were filled by intrinsic poly-silicon layer 420, layer 422, body contacts 423, and nitride layer 425. Next, nitride in layers 410 and 425 is etched to a depth sufficient to expose working surface 428 of single crystal silicon layer 406 and working surface 429 of poly-silicon body contacts 423.

As shown in FIG. 6F, the portion of layers 406, 404, and 402 that are exposed in openings 426 are selectively etched down to a distance approximately equal to column isolation trenches 416. This etch also removes exposed portions of body contacts 423 down to thermal oxide layer 422. Layer 424 is removed and a thin thermal protective oxide 430 is grown on the exposed silicon of layers 402, 404 and 406 as well as an exposed upper surface of layer 400. Layer 431 of intrinsic poly-silicon is formed by, for example, chemical vapor deposition to refill the trenches left by the etch of layers 402, 404, and 406 and body contacts 423 in openings 426. Layer 431 is directionally etched with an etchant that is selective to nitride, e.g., the etchant will not attack nitride, until layer 422 (oxide) is exposed in openings 426. This leaves the structure shown in FIG. 6F.

Layer 422 exposed in openings 426 is selectively, directionally etched to expose layer 420 (intrinsic poly-silicon) leaving the structure shown in FIG. 6G. Next, the directional etch of intrinsic poly-silicon, selective to nitride, is resumed so as to remove the remaining portions layers 420 and 431. This etch stops on oxide layer 430 at the bottom of trench 432. This leaves the structure with trenches 432 and single crystal silicon pillars 434A through 434D as shown in FIG. 6H.

Nitride is deposited by chemical vapor deposition in trenches 432 to a thickness of approximately 20 nanometers. The nitride is directionally etched to leave on the vertical sidewalls of trenches 432. Next, an isotropic oxide etch is used to remove all exposed thin oxide.

Thermal oxide layer 433 is formed beneath single crystal silicon pillars 434A through 434D. This is accomplished by an isotropic silicon etch that etches both single crystal and intrinsic poly-silicon downward and laterally to completely undercut pillars 434A through 434D. Although completely undercut, pillars 434A through 434D are supported by contact with original crystal at the ends. Next, thermal oxide layer 433 is grown with a thickness of approximately 0.1 micrometers (for 0.2 micrometer CD) beneath pillars 434A through 434D. The nitride is removed from the sidewalls of trenches 432 to expose the remaining intrinsic poly-silicon of layer 420. It is noted that pillars 434A through 434D are still covered with protective oxide 430. At this point the structure is as shown in FIG. 6I.

The remaining intrinsic poly-silicon of layer 420 is removed by an isotropic etch using an etchant that is known in the art to attack intrinsic silicon preferentially, e.g., KOH and alcohol, ethylene diamine and pyrocatechol or gallic acid. This undercuts and leaves bridges 435 that include oxide layers 422, body contacts 423 and overlying nitride layers 425 between adjacent pillars of single crystal silicon as shown in FIG. 6J. An isotropic etch is used to remove all exposed thermal oxide from the surface of pillars 434A through 434D.

Optional metal contact 437 can be formed in trenches 432. For example, exposed oxide layer 433 in trenches 432 is etched down to expose underlying layer 400. A refractory metal, e.g., Ti, W, is deposited by collimated deposition onto the exposed surface of layer 400 to form metal contact 437.

Next, insulator layer 438 is formed by depositing an insulator material in trenches 416 and 432. Layer 438 is used as the insulator layer for the storage capacitors in array 399. In embodiments involving metal contact 437, layer 438 is directionally etched to remove layer 438 from the bottom of trenches 432 to expose metal contact 437. A common plate for all of the memory cells of array 399 is formed by a chemical vapor deposition of N+ poly-silicon or other appropriate refractory conductor in column isolation trenches 416 and row isolation trenches 432. In this manner, conductor mesh or grid 440 is formed so as to surround each of pillars 434A through 434D. Mesh 440 is planarized and etched back to a level approximately at the bottom of bridges 435 as shown in FIG. 6K. An additional etch is performed to remove any remaining exposed insulator material of layer 438 from the sides of semiconductor pillars 434A through 434D above mesh 440. Silicon nitride (Si₃ N₄) deposited by, for example, chemical vapor deposition to a thickness of approximately 20 nanometers. The silicon nitride layer is directionally etched to leave silicon nitride on sidewalls 452 of pillars 444A through 444D. Layer 441 of thermal silicon dioxide (SiO₂) is grown to a thickness of approximately 100 nanometers on exposed surfaces 456 of mesh 440. The nitride on surfaces 452 is then removed.

Referring to FIG. 6L, layer 458 of intrinsic poly-silicon is deposited, for example, by chemical vapor deposition with a thickness of approximately 50 nanometers. Layer 458 is directionally etched to the leave intrinsic poly-silicon on sidewalls 452 of pillars 434B and 434C. It is noted that layer 458 is also formed on pillars 434A and 434D.

As shown in FIGS. 6L and 6M, layer 460 of photo resist material is deposited and masked to expose alternate sidewalls 452 of pillars 434A through 434D. Exposed portions of layer 458 in openings 462 through photo resist layer 460 are selectively etched to expose sidewalls 452 of pillars 434A through 434D. Photo resist layer 460 is removed and gate oxide layer 464 is grown on exposed sidewalls 452 of pillars 434A through 434D. Additionally, gate oxide layer 464 is also grown on remaining intrinsic poly-silicon layers 458.

Referring to FIG. 6N, word line conductors 466 are deposited by, for example, chemical vapor deposition of n+ poly-silicon or other refractory metal to a thickness of approximately 50 nanometers. Conductors 466 are directionally and selectively etched to leave on sidewalls 452 of pillars 434A through 434D and on exposed surfaces of intrinsic poly-silicon layer 458.

Next, a brief oxide etch is used to expose the top surface of intrinsic poly-silicon layer 458. Layer 458 is then selectively etched to remove the remaining intrinsic poly-silicon using an etchant such as KOH and alcohol, ethylene and pyrocatechol or gallic acid (as described in U.S. Pat. No. 5,106,987 issued to W. D. Pricer). Word line conductors 466 are etched to recess below a top surface of pillars 434A through 434D. An oxide layer is deposited by, for example, chemical vapor deposition to fill the space vacated by layer 458 and to fill in between word line conductors 466. Additionally conventional process steps are used to add bit lines 468 so as to produce the structure shown in FIG. 6O including memory cells 469A through 469D.

COCNLUSION

Although specific embodiments have been illustrated and described herein, it will be appreciated by those of ordinary skill in the art that any arrangement which is calculated to achieve the same purpose may be substituted for the specific embodiment shown. This application is intended to cover any adaptations or variations of the present invention. For example, the semiconductor materials and dimensions specified in this application are given by way of example and not by way of limitation. Other appropriate material can be substituted without departing from the spirit and scope of the invention. 

What is claimed is:
 1. A method of fabricating a memory array, comprising:forming a number of access transistors, each access transistor formed in a pillar of semiconductor material that extends outwardly from a substrate wherein the access transistor includes a first source/drain region, a body region and a second source/drain region formed vertically thereupon; forming a trench capacitor, wherein a first plate of the trench capacitor is integral with the first source/drain region of the access transistor; forming a number of word lines in a number of trenches that separate adjacent rows of access transistors, wherein each trench includes two word lines with a gate of each word line interconnecting alternate access transistors on opposite sides of the trench; forming a number of bit lines that interconnect second source/drain regions of selected access transistors; and forming a number of body contacts that interconnect body regions of adjacent access transistors.
 2. The method of claim 1, wherein forming a trench capacitor further includes forming a second plate that surrounds the first plate.
 3. The method of claim 1, wherein forming a trench capacitor further comprises forming a second plate that forms a grid pattern in a layer of semiconductor material such that the grid surrounds each of the pillars that form the access transistors.
 4. The method of claim 3, wherein forming the body contacts further comprises forming a body contact that is coupled to the second plate of the trench capacitor.
 5. The method of claim 1, wherein forming a trench capacitor further comprises depositing poly-silicon in crossing row and column isolation trenches formed around the pillars that define the access transistors.
 6. A method of forming a memory array within a memory device, comprising:forming a plurality of access transistors on pillars of semiconductor material that extends perpendicular to a substrate surface wherein the access transistor includes a first source/drain region, a body region and a second source/drain region formed vertically on each of the pillars; forming a trench capacitor, wherein a first plate of the trench capacitor is integral with the first source/drain region of the access transistor; depositing poly-silicon in isolation trenches formed around the pillars that define the access transistors; forming a number of word lines in a number of trenches that separate adjacent rows of access transistors, wherein each trench includes two word lines with a gate of each word line interconnecting alternate access transistors on opposite sides of the trench; forming a number of bit lines that interconnect second source/drain regions of selected access transistors; and forming a number of body contacts that interconnect body regions of adjacent access transistors.
 7. The method of claim 6 further including forming a second plate on the trench capacitor which forms a grid pattern in a layer of semiconductor material such that the grid surrounds each of the pillars that form the access transistors.
 8. The method of claim 7, wherein forming the body contacts further comprises forming a body contact that is coupled to the second plate of the trench capacitor.
 9. A method of forming a folded bit line memory array using trench plate capacitor cells with body bias contacts, comprising:forming an access transistor in a pillar of single crystal semiconductor material, the access transistor having first and second source/drain regions and a body region that are vertically aligned; forming a body contact coupled to the body region of the access transistor to provide a body bias to the access transistor; forming a gate on the access transistor and coupling the gate to a first word line disposed adjacent to the body region; forming a second word line separated from the gate by an insulator for coupling to other memory cells adjacent to the memory cell; and forming a trench capacitor having a first plate that is formed integral with the first source/drain region of the access transistor and a second plate that is disposed adjacent to the first plate and separated from the first plate by a gate oxide.
 10. A method for fabricating a folded bit line memory array, comprising:forming an access transistor in a pillar of single crystal semiconductor material, the access transistor having first and second source/drain regions, a body region vertically aligned with the pillar and a gate coupled to a first word line disposed adjacent to the body region; coupling a body bias to the body region of the access transistor; forming a second word line separated from the gate by an insulator and coupled to adjacent memory cells; and a trench capacitor having a first plate formed as an integral part with the first source/drain region of the access transistor and a second plate disposed adjacent to the first plate and separated from the first plate by a gate oxide.
 11. The method of claim 10 further including forming the second plate of the trench capacitor to surround the second source/drain region.
 12. The method of claim 10 further including coupling the body bias to a body region of an adjacent access transistor of one of the adjacent memory cells.
 13. A method for fabricating a memory array having a folded bit line architecture, comprising:forming an array of memory cells, each memory cell of the memory array being formed by:forming a vertical access transistor formed on a single crystalline semiconductor pillar that extends substantially perpendicular to a substrate, each vertical access transistor being formed having a body region, a first source/drain region, a second source/drain region, a gate disposed adjacent to a side of the pillar adjacent to the body region; and forming a trench capacitor having a first plate formed as an integral part of the first source/drain region and a second plate of the trench capacitor formed adjacent to the first plate; forming a plurality of bit lines that are each coupled to a number of the memory cells at the second source/drain region of the access transistor so as to form columns of memory cells in a folded bit line configuration; forming a plurality of word lines placed substantially orthogonal to the bit lines, and formed in trenches between rows of the memory cells, wherein each trench contains two word lines, coupling each word line to gates of alternate access transistors on opposite sides of the trench; and forming a plurality of body contacts placed between adjacent access transistors in a row of memory cells.
 14. The method of claim 13, wherein the forming the pillars on an oxide layer.
 15. The method of claim 13 wherein each memory cell is formed to have a surface area of the 4F², where F is a minimum feature size.
 16. The method of claim 13 further includes forming the second plate of the trench capacitor to surround the second source/drain region of the access transistor.
 17. The method of claim 16, further including biasing the second plate of the trench capacitor to be at approximately ground potential.
 18. The method of claim 13 further including coupling the plurality of body contacts to the second plates of the trench capacitors.
 19. A method of fabricating a memory array, comprising:fabricating a number of memory cells to form an array having a number of rows and columns, each memory cell fabricated to include:an access transistor having body region, a first source/drain region, a second source/drain region, both formed vertically and outwardly from a substrate and having a gate disposed adjacent to a side of the access transistor, the second source/drain region including an upper semiconductor surface; a trench capacitor formed with a first plate formed as an integral part of the first source/drain region and a second plate of the trench capacitor is disposed adjacent to the first plate and formed with an insulator area between the first plate and the second plate; fabricating a number of first isolation trenches separating adjacent rows of memory cells; fabricating first and second word lines disposed in each of the first isolation trenches and coupled to alternate gates on opposite sides of the trench; fabricating a number of second isolation trenches, each trench formed substantially orthogonal to the first isolation trenches and interposed between adjacent memory cells; and interconnecting a plurality of body contacts disposed in the second isolation trenches to the body regions of adjacent access transistors.
 20. The method of claim 19 further including forming the trench capacitor to connect to the second plate that surrounds the second source/drain region of each access transistor.
 21. The method of claim 20 further including coupling the body contacts to the second plate of the trench capacitor.
 22. The method of claim 19 further including coupling a body bias to the body regions of the access transistors. 